




ADS 2016  
SIPro / PIPro  
Technology Overview

# ADS: SIPro and PIPro


## A Cohesive Workflow for SI and PI Analyses



Layout




ADS Schematic



Set up and run analyses

Manage nets, VRMs, sinks, components

3D layout view and results visualization



**4 New EM Simulators**

PI-DC  
IR Drop


PI-AC  
PDN Impedance

Power Plane  
Resonances

Power-Aware Signal  
Integrity

# Increased Productivity for Post-layout Analysis


Seamless flow from EM-analyses back into schematic for both SI and PI



# SIPro

## Simulation Technology Overview

A composite technology of fast FEM + Planar EM



- **Speed and Accuracy**

A purely EM-based simulation, capturing more EM effects than 2D-hybrid solutions

- **SI-specific, net-driven use-model and flow**

- **Easily plot Transmission, Return loss, Xtalk and TDR/TDT**

- **Automatic-schematic generation**


EM model flows back to schematic ready for further simulation with Transient, Channel Sim, DDR Bus Sim and more



Power-Aware  
Signal Integrity

# SIPro


## Simulation technology comparison for high-speed digital PCBs



# SIPro: Accuracy

Simulation comparison from Wild River Technology test case

Stripline Beatty Standard  
Test Structure




Wild River Technology  
CMP-28 SI Kit

# SIPro: Speed and Accuracy

## Xilinx KCU105 FPGA Platform Board

HDMI : 2.0 = 6 Gbps    PCI-E : 3.0 = 8 Gbps, 4.0 = 16Gbps





- Example : SFP (Small Form Factor Pluggable) TX channel

**S11**

Very good agreement!

**S21**







- SIPro finished in 18 min, a fraction of simulation time compared to FEM

- SIPro: 1GB memory, 6 secs per frequency point
- FEM: 8GB memory, 12 mins per point

# SIPro: Accuracy

## DDR4 DQ Channel, Measured vs SIPro

- 28-layer Xilinx UC1650B DDR4 memory characterization board
- DDR4\_C2\_DQ4 single ended line (cookie cut)



Red = SIPro Black = Measured

Er as specified by the designer, not 'as fabricated'

# SIPro: SI-specific use-model and flow

Layout to results in less than 20 clicks...

- No layout simplification required!
- Net-driven
- Guided port creation
- Quickly plot all crosstalk elements from the same component
- Easily plot TDR/TDT
- Mixed-mode S-parameters

The screenshot displays the SIPro software interface. The top window shows a PCB layout with various components and traces. The middle window shows a net list with columns for Number, Net Type, Port, +Net, -Net, Instance, and Z. The bottom window shows a plot of Magnitude (dB) vs Frequency (MHz) with multiple curves. A context menu is overlaid on the net list, listing options: Add Transmission, Add Return Loss, Add Near End Crosstalk, Add Far End Crosstalk, Specify Reference Impedance, and Remove All Plots.

Number	Net Type	Port	+Net	-Net	Instance	Z
1	Signal	M_H_DQ06_I43	M_H_DQ06	GNF	J43	240
2	Signal	M_H_DQ09_I44	M_H_DQ06	GNF	J44	240
3	Signal	M_H_DQ06_I45	M_H_DQ06	GNF	J45	240
4	Signal			GNF	J46	50
5	Signal			GNF	J47	50
6	Signal			GNF	J44	50
7	Signal			GNF		
8	Signal			GNF		
9	Signal			GNF		
10	Signal			GNF		
11	Signal			GNF		
12	Signal			GNF		
13	Signal			GNF		
14	Signal	M_H_DQ09_I44	M_H_DQ09	GNF		
15	Signal	M_H_DQ09_I45	M_H_DQ09	GNF		
16	Signal	M_H_DQ09_I42	M_H_DQ09	GNF		
17	Signal	M_H_DQ06_I43	M_H_DQ06	GNF		
18	Signal	M_H_DQ06_I44	M_H_DQ06	GNF		
19	Signal	M_H_DQ06_I45	M_H_DQ06	GNF		
20	Signal	M_H_DQ09_I42	M_H_DQ06	GNF		

# PIPro

## Simulation Technology Overview

PIPro has an efficient net-driven PI analysis setup with 3 new simulator engines



- **Speed *and* Accuracy**
- **PI-specific net-driven use-model and flow**
- **Change decap values/models without needing to re-simulate**
- **Automatic-schematic generation**

EM model flows back to schematic ready for further simulation with behavioral and circuit-level simulations of VRMs, sinks and more

PI-DC  
IR Drop



PI-AC  
PDN Impedance




Power Plane  
Resonances




# PIPro: Accuracy

## Customer validated test-case, Simulation vs. Measured Data

Bare-Board



PDN populated with Decaps




Customer used ideal cap values with no ESR specified, hence sharp resonances.

Ideal VRM model.  
Customer did not have IC data.

Test case:  
ATE test card – PDN traverses many layers


# Designed for Usability

- Filter by Net
- Filter by Component
- Right-click to add-to-analysis
- Drag & Drop
- Hierarchical search for complex selections
- Context sensitive menus e.g. *'Select instances connected to ONLY the selected nets'*



# PIPro – DC IR Drop

[VCC1V2\_FPGA]: Voltage (V)



Voltage and current reported per Via, Sink, VRM and more!

**SINKS**

Name	Source Current	VRM Voltage	Input Voltage	Tolerance	Margin	Pass/Fail
VCC1V2_FPGA_U60	0.3 A	1.2 V	1.14755 V	5 %	0.00755 V	pass
VCC1V2_FPGA_U61	0.3 A	1.2 V	1.14749 V	5 %	0.00749 V	pass
VCC1V2_FPGA_U62	0.3 A	1.2 V	1.14745 V	5 %	0.00745 V	pass
VCC1V2_FPGA_U63	0.3 A	1.2 V	1.14747 V	5 %	0.00747 V	pass
VCC1V2_FPGA_U1	0.8 A	1.2 V	1.1463 V	5 %	0.0063 V	pass
VCC1V2_FPGA_U24	0.4 A	1.2 V	1.14094 V	5 %	0.00094 V	pass
VCC1V2_FPGA_U41	0.3 A	1.2 V	1.14687 V	5 %	0.00687 V	pass
VCC1V2_FPGA_U42	0.3 A	1.2 V	1.14715 V	5 %	0.00715 V	pass


**VRMs**

Name	Source Voltage	Output Voltage	Output Current	Tolerance	Margin	Pass/Fail
VCC1V2_FET_SWITCH_U4	1.2 V	1.2 V	-2.99999 A	5 %	0.06 V	pass

[VCC1V2\_FPGA]: Current Density (A/mm<sup>2</sup>)



Power Dissipation and Current Density visualization



# PIPro – AC PDN Impedance Analysis

Component Model assignment:

- Lumped
- SnP
- Murata
- Samsung
- TDK
- Create custom parts from Schematic models

Easy setup:  
Filter, drag and Drop  
Components

The screenshot displays the PIPRO software interface. On the left, a project tree shows a PCB layout with various components like capacitors (C20-C74) and EEPROMs. The main window shows a 3D view of the PCB. Overlaid on this are three windows: 1) 'Component Model Editor' showing a table of models (model, model\_2, model\_3) and details for a Murata GRM15SR72A472KA01 capacitor, including its R, L, C, and tolerance values. 2) 'Model DB' showing a table of components with columns for Vendor, Family, Part Number, Part Series, Part Type, Topology, R, L, C, and Tolerance. 3) An 'Impedance' graph showing Impedance (ohm) on a logarithmic y-axis (10 to 1e+03) versus Frequency (MHz) on a logarithmic x-axis (0.01 to 1e+05). The graph shows a characteristic U-shaped curve. The 'Part Details' for the selected component are also visible on the right side of the graph window.

+ Full scripting support for setup, simulation and post-processing

# PIPro – AC PDN Impedance Analysis

## Decap Selection in PIPro

The screenshot displays the Keysight PIPro software interface. On the left, the 'Design' tree shows a project for 'PC3-10600-UDIMM' with various components like capacitors (C20-C26, C68-C74) and memory modules. The 'Component Model Editor' window is open for a capacitor model (CAP\_2\_2uF\_+\_10\_...), showing its 'Model List' with entries for 'model', 'model\_2', and 'model\_3'. The 'Model' section shows details for a Murata GRM15SR72A472KA01 capacitor, including its part number, series, and tolerance. The 'SIPro/PIPro Setup' window shows the 'Sinks' section with 'Component Models' and 'Options...'. The main workspace shows two impedance plots. The left plot, titled 'Original PDN Impedance', shows impedance (ohm) vs. frequency (MHz) on a log-log scale, with a peak around 100 MHz. The right plot, titled 'New Model Selected', shows the same plot but with a significantly lower impedance peak, indicating the effect of the decap selection. A text box on the right states: 'Analyze effect of decap model changes without any need to re-simulate'. Below the plots are two tables for selecting sinks for impedance analysis.

**Original PDN Impedance**

**New Model Selected**




Select Sinks for Impedance Plot

	With VRMs Open	With VRMs Closed
sink_U00	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
sink_U01	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
sink_U02	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
sink_U03	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
sink_U04	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
sink_U05	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
sink_U06	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
sink_U07	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
sink_U08	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
sink_U09	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
sink_U10	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>

Analyze effect of decap model changes without any need to re-simulate

# PIPro – AC PDN Impedance Analysis


## Decap tuning from schematic




Completely flexible PDN optimization strategy

# PIPro – The power of the workflow

## Including the DC-DC converter in the Simulation




- Behavioral representations of VRM together with EM-model of the PDN, to analyze true performance with feedback
- Circuit-level modeling for Power Supply design



# PIPro – Power Plane Resonance Analysis

## Self resonances




Analyze self-resonances of the PCB and inspect trouble areas that have the highest field strength

# Summary


## ADS 2016: SIPro / PIPro New Features

- SIPro: Innovative new composite EM technology
- Speed *and* Accuracy
- A cohesive workflow for SI and PI analyses



# Appendix

# Power Aware SI Simulation : Data Signal (DQ0) with and without Power Plane ( with Decaps)




Blue Line : Data Signal DQ0 without Power Plane - with Decaps ( SI simulation)

Red Line : Data Signal DQ0 in presence of Power Plane - with Decaps ( Power Aware SI Simulation)

# Power Aware SI Simulation : Data Signal (DQ0) with and without Power Plane ( with Decaps)


Only SI Simulation ( no Power nets effect) in simulation



Eye Diagram without taking effect of Power Net

Eye is more open

Power Aware SI Simulation taking Power nets in simulation




Eye Diagram with Power Net (Power Aware SI)



# EMI/ EMC Analysis

## Objective




1. EMI Analysis of DDR4 Data Signal
2. EMI Analysis in EMPro using Power Aware waveforms



# EMPro Project Setup for EMI Calculation



# Data Signal DQ5 & DQ7




ADS DDR4 Power Aware SI generated waveform is imported in EMPro for EMI Analysis

The EMI noises emitted by unintentionally radiated interference sources ( that may be data line also) may severely impact the performance of devices, and thus result in the severe performance degradation of digital signals.

# EMI Analysis Result

Use imported waveforms for different ports in EMI Analysis Wizard.



EMI Emission Calculation

Simulation: 000005: FDTD    Sensor: Far Zone Sensor

Available ports:

Port	Port Name	Excitation (Voltage)	Impedance (Series)	Amplitude Mu
1	P1	DDR4_DQ5_Waveform	(50+0j) ohm	1
2	P3	DDR4_DQ7_Waveform	(50+0j) ohm	1

Port 2 Excitation:

- Existing WaveForm: DDR4\_DQ7\_Waveform
- Frequency domain: Import File...

Amplitude Multiplier: 1

Port 2 Impedance:

Real: 50.0 ohm  
Imaginary: 0.0 ohm

Plot Options:

- E Field for Specific Location
- Maximum E-field over All Locations

Independent Axis: Frequency



Theta (37): 0 0.0°  
Phi (73): 0 0.0°

Radial Distance: 1 m

Target Graph: New Graph

FFT Sampling timestep: 1/(80\*maxFreq)

# EMI : Electric Field vs. Theta






Along the channel : Phi-0, Theta- 0 & 90 degree

# PIPro: PDN Impedance Analysis

Hands-on Workshop Available: DDR3 Memory card

- Analyze the PDN Impedance of a DDR3 memory card
- You will learn
  - How to add the relevant decaps in the analysis and assign models
  - How to run a PI-AC analysis
  - View the PDN Impedance and add a target impedance line
- Lab instructions in a Word document



# Decap Optimization Strategies

# Decap Optimization



## Combining Capacitors in Parallel

- When multiple, identical capacitors are connected in parallel, assuming the capacitors are independent and their currents do not overlap, it's the entire impedance profile that scales lower.
- When the capacitors have a different value of capacitance or ESL, the behavior is not so simple.
  - An example of two different capacitors ( $C1 > C2$ ) illustrates it introduces a peak in the impedance, called the parallel resonant peak, which occurs at the parallel resonant frequency (PRF).





# Decap Optimization

The parallel resonance peak (aka anti-resonance peak)

Large C1



Small C2




# Decap Optimization

Engineering a reduction in the peak impedance


– Important ways:

- Increase the ESR of both capacitors → use more smaller decaps → not cost effective
- Increase the capacitance of the smaller capacitor
- Reduce the ESL of the larger capacitor

# Decap Analysis for DDR3




## No Decaps, VRM Open



C	ESL	ESR	SRF
2.704E-9	5.457E-10	0.019	1.310E8


## No Decaps, VRM Closed




Ok up to 3-4 MHz

# Decap Optimization


Location of the six 0.22  $\mu$ F Capacitors



# Decap Optimization




## C20 Decap, VRM Open



C	ESL	ESR	SRF
2.203E-6	7.656E-10	0.002	3.876E6

## C20 Decap, VRM Closed




Ok up to 8-9 MHz now but we introduced a parallel resonance impedance peak...

# Decap Optimization


Important ways of engineering a reduction in the peak impedance:

- Reduce the ESL of the larger capacitor → ~~Wider rails, less vias~~
- **Increase the capacitance of the smaller capacitor** → **Add 5 more!**
- Increase the ESR of both capacitors → ~~Often not cost effective~~

## Six 2.2 uF Decaps, VRM Open



## Six 2.2 uF Decaps, VRM Closed




Almost ok up to 10 MHz. The little extra C still needed will come from the ones need to improve higher frequencies...


# Decap Optimization

→ Enable all 74 0.22 uF Capacitors.

All Decaps, VRM Open



All Decaps, VRM Closed




More decaps doesn't help a lot. The ESL limits the improvement...


# Lowering ESL: X2Y<sup>®</sup> Filter and Decoupling Capacitors

When every pH counts

## EMI Filtering S21 Signal-to-Ground





## Power Bypass S21 Power-to-Ground




Labeled capacitance values below follow the P/N order code (single Y cap value)  
Effective capacitance measured in Circuit 2 is 2X of the labeled single Y cap value.



## Equivalent Circuits



## Cross-sectional View





## Dimensional View




Red: Murata general purpose  
Blue: X2Y

# Lowering ESL: impact of the mounting

## Murata General Purpose 0603



## X2Y 0603



Additional topics...

# Power Plane Resonance Analysis

## Why doing an PPR analysis?

- Resonance frequencies (comparing to AC)
  - Quickly get all resonance frequencies in a range without frequency sweep (AFS in AC can be slow to converge)
  - The resonances are natural resonances (the S parameter from AC simulation show resonances only related to ports (VRMs and sinks))
- Surface current and fields
  - PI: suggestions of decap placements at high resonance fields
  - SI: avoid routing of signal lines close to high resonance fields, if the resonance frequency is close to the signal rate and its harmonics.


# Power Plane Resonance Analysis

## Correlation with AC analysis

Customer design: 38,469 vias, 16 decaps with from C = 5.6 pF to 22 uF

	Eigenfrequency	Q value
1.	5.09128 MHz	3.990776e+000
2.	57.7227 MHz	7.814798e+000
3.	63.0138 MHz	8.871677e+000
4.	183.883 MHz	5.104642e+000
5.	209.91 MHz	6.553459e+000


PPR: 10 GB, 23 min



PI-AC: 9 GB, 60 min

# Additional Topics

## Remote sense lines




In case there are multiple sinks on the power rail, some nearby, some further away from the VRM, the VRM may remote sense the IR drop at a 'representative' location and use that feedback to adjust its output voltage level.

- How to select that location?
- How to verify that nearby devices aren't overbiased?

# Additional Topics

## Remote sense lines



- Run a PI-DC analysis and generate a test bench schematic.
- Tune the VRM voltage so that the voltages delivered at the sinks fall within the minimum and maximum specification.
  - Select the representative sink to serve as remote sense location
  - Alternatively, use the voltage distribution plot to decide on the location. Insert top level pins and define a virtual sink (not drawing a relevant current)