《电子技术应用》
您所在的位置:首页 > 可编程逻辑 > 设计应用 > 基于高级综合约束的航天器星敏感器图像加固方法研究
基于高级综合约束的航天器星敏感器图像加固方法研究
电子技术应用
王显,路瑶,高嘉轩
北京控制工程研究所
摘要: 航天器星敏感器图像处理是FPGA载荷任务中的重要组成,该功能大幅减少了载荷的数据传输需求,加快了载荷的决策速度,提升了载荷单元处理事务的能力。星敏感器图像算法(如:星点提取、星图识别、姿态定位)对FPGA星上图像处理的效率和实时性发挥着至关重要的作用。星敏感器算法参数量大,计算过程复杂,占用较多的存储资源和FPGA硬件资源,而传统的三模冗余(TMR)加固工具对星上算法模块的支持力度低,不分重点,资源消耗高,性能削弱大难以满足当前的任务需求。提出了一种基于高级综合约束的星敏感器图像FPGA加固技术,高级综合(HLS)约束可对FPGA进行功能系统级加固,根据系统和算法原理关注等级进行局部加固设计,有效降低了逻辑复杂的FPGA加固的时间成本及资源成本。
中图分类号:TP391 文献标志码:A DOI: 10.16157/j.issn.0258-7998.257658
中文引用格式: 王显,路瑶,高嘉轩. 基于高级综合约束的航天器星敏感器图像加固方法研究[J]. 电子技术应用,2026,52(7):133-141.
英文引用格式: Wang Xian,Lu Yao,Gao Jiaxuan. Research on image reinforcement method for star sensor based on high-level synthesis constraints[J]. Application of Electronic Technique,2026,52(7):133-141.
Research on image reinforcement method for star sensor based on high-level synthesis constraints
Wang Xian,Lu Yao,Gao Jiaxuan
Beijing Institute of Control Engineering Science and Technology
Abstract: Spacecraft star sensor image processing is a crucial component of Field Programmable Gate Array(FPGA) payload missions. This functionality significantly reduces the data transmission requirements of the payload, accelerates decision-making speed, and enhances the processing capability of the payload unit. Star sensor algorithms (e.g., star extraction, star pattern recognition, and attitude determination) play a vital role in improving the efficiency and real-time performance of on-board FPGA image processing. However, star sensor algorithms involve a large number of parameters and complex computational processes, consuming substantial storage and FPGA hardware resources. Traditional triple modular redundancy (TMR) reinforcement tools offer limited support for on-board algorithm modules, lack focus on critical aspects, and result in high resource consumption and significant performance degradation, making them inadequate for current mission requirements. This paper proposes an FPGA reinforcement technique for star sensor images based on high-level synthesis (HLS) constraints. HLS constraints enable system-level functional reinforcement of FPGAs, allowing for targeted reinforcement design based on the criticality of system and algorithm principles. This approach effectively reduces both the time and resource costs associated with reinforcing logically complex FPGAs.
Key words : start sensor;FPGA;high-level synthesis constraints

引言

随着我国深空探测技术的迅速发展,航天器星敏感器的数量不断增多,星上载荷任务日益复杂。 FPGA作为当前星上高性能异构计算的核心器件,其内部逻辑的抗辐照性能直接影响了计算性能以及计算结果的可靠性。传统RTL/网表级加固通过将电路复制三份并通过多数表决器来确保正确性,具有可靠性高的特点,但资源开销大,无法根据需求进行不同级别以及不同部分的加固,可配置性较差。而基于高级综合(HLS)约束的加固方法可对FPGA设计进行功能系统级加固,根据系统和算法原理关注等级进行局部加固设计,有效降低了逻辑复杂的FPGA加固的时间与资源成本。


本文详细内容请下载:

http://www.chinaaet.com/resource/share/2000007152


作者信息:

王显,路瑶,高嘉轩

(北京控制工程研究所,北京 100190)

2.jpg

此内容为AET网站原创,未经授权禁止转载。