飞思卡尔Verilog编码规范AET-电子技术应用-最丰富的电子设计资源平台

飞思卡尔Verilog编码规范
所属分类：软件
上传者：chenyy
文档大小：344 K
标签：开发工具
所需积分：0分积分不够怎么办？
文档介绍：The Verilog HDL coding standards pertain to virtual component (VC) generation and deal with naming conventions, documentation of the code and the format, or style, of the code. Conformity to these standards simplifies reuse by describing insight that is absent from the code, making the code more readable and assuring compatibility with most tools. Any exceptions to the rules specified in this standard, except as noted,must be justified and documented.The standards promote reuse by ensuring a high adaptability among applications. The intent of this document is to ensure that the gate level implementation is identical to the HDL code as it is understood by astandard Verilog simulator. Partitioning can affect the ease that a model can be adapted to an application.The modeling practices section deals with structures that are typically difficult to address well in a synthesis environment and are needed to ensure pre- and post-synthesis consistency.
现在下载
VIP会员，AET专家下载不扣分；重复下载不扣分，本人上传资源不扣分。

活动